IEC 62530:2021
SystemVerilog - Unified Hardware Design, Specification, and Verification Language
OVERVIEW
IEC 62530:2021(E) provides the definition of the language syntax and semantics for the IEEE 1800™ SystemVerilog language, which is a unified hardware design, specification, and verification language. The standard includes support for behavioral, register transfer level (RTL), and gate-level hardware descriptions; testbench, coverage, assertion, object-oriented, and constrained random constructs; and also provides application programming interfaces (APIs) to foreign programming languages.
This edition corrects errors and clarifies aspects of the language definition in IEEE Std 1800-2012.1 This revision also provides enhanced features that ease design, improve verification, and enhance cross-language interactions.
This publication has the status of a double logo IEEE/IEC standard.
COMMENTS
-
PRODUCT DETAILS
| Status | Current |
|---|---|
| Edition | 2021 |
| No. of Pages | 1315 |
| ICS Classification | 35.060 Languages used in information technology 25.040.01 Industrial automation systems in general |
| Committee | TC 91 |
| Available for Purchase | For sale in Singapore only |
| Adoption | IEC |