IEC 62530-2:2021
SystemVerilog - Part 2: Universal Verification Methodology Language Reference Manual
OVERVIEW
IEC 62530-2:2021(E) establishes the Universal Verification Methodology (UVM), a set of application programming
interfaces (APIs) that defines a base class library (BCL) definition used to develop modular, scalable, and reusable components for functional verification environments. The APIs and BCL are based on the IEEE standard for SystemVerilog, IEEE Std 1800™. This publication has the status of a double logo IEC/IEEE standard.
COMMENTS
-
PRODUCT DETAILS
| Status | Revised |
|---|---|
| Edition | 2021 |
| No. of Pages | 471 |
| ICS Classification | 35.060 Languages used in information technology 25.040.01 Industrial automation systems in general |
| Committee | TC 91 |
| Available for Purchase | For sale in Singapore only |
| Adoption | IEC |